Model predictive control for pre-compensated voltage mode controlled DC–DC converters

Luca Cavanini\textsuperscript{1,}\textsuperscript{2}, Gionata Cimini\textsuperscript{1}, Gianluca Ippoliti\textsuperscript{1}, Alberto Bemporad\textsuperscript{2}

\textsuperscript{1}Università Politecnica delle Marche, Via Brecce Bianche 12, 60131 Ancona, Italy
\textsuperscript{2}IMT Institute for Advanced Studies Lucca, Piazza S. Francesco, 19 - 55100 Lucca, Italy

E-mail: l.cavanini@univpm.it

Abstract: This study introduces the use of model predictive control (MPC) to improve the performance of pre-compensated power supplies, and in particular of DC–DC converters, by dynamically modifying their output voltage reference. The importance of developing controllers for pre-compensated converters is twofold. First, the hierarchical structure is particularly useful when the primal controller is already coded, or hardware based, and cannot be changed. Second, the double-loop and, possible, multi-rate structure represents a computationally cheaper alternative to a direct MPC that would replace the primal controller and would require a much higher sampling frequency. In this study a MPC controller has been applied for the regulation of a pre-compensated synchronous DC–DC buck converter. The aim is to improve the performance of standard voltage mode control (VMC), without replacing the linear controller and without drastically affecting the computational burden. The algorithm has been tested both in simulation and experimentally, on commercially available hardware. The results show the performance improvement with respect to the standard VMC, as well as the feasibility of the proposed approach in an embedded platform. Tests with different primal controller tunings, and unknown varying loads, confirm the advantages of the method.

1 Introduction

In the very last years, the continuously increasing tightening of efficiency and performance requirements (ENERGY STAR\textsuperscript{®}) enhanced several research branches in the control of power supplies [1–4]. Among them, model predictive control (MPC) saw a wide interest from both academy and industry [5–7]. MPC makes explicit use of the plant model to predict its future behavior, and it solves an optimal control problem at each sampling time [8]. The main aspects that favoured the interest of MPC in this field are the intuitive design and tuning of the controller, the enhanced performance and the availability of relatively accurate models for electrical devices [9–11]. Such highly requested features come at the cost of cumbersome online calculations, which have limited the spread of the method in fast-sampled systems. For these reasons, researchers have been encouraged in looking into efficient solutions for embedded MPC implementations [12], instead of using powerful embedded boards, such as field programmable arrays, that could not be available for such systems [13, 14]. Moreover, the very recent complexity certification of quadratic programming (QP) solvers is a step forward into safe implementation of embedded MPC [12]. When dealing with transistors-based devices, the literature splits into two branches. Continuous Control Set (CCS)-MPC takes control actions into a continuous set, which is usually the duty cycle of the pulse width modulation (PWM). Finite control set (FCS)-MPC exploits the discrete nature of power converters and takes action in a discrete control set namely the finite combinations of predicted switches’ states [1, 10]. To deal with the computational load, explicit MPC is the preferred solution for CCS-MPC. It pre-solves the optimisation problem through multiparametric quadratic programming (mpQP), and the implemented controller turns to be a piece wise affine function of parameters, easy to be applied online [15]. Explicit MPC has already been successfully used for power converters control [2, 16, 17]. However, it becomes impractical when the number of inputs or the prediction horizon is not small enough, due to the high-memory requirements. On the other hand, several algorithms have been proposed to efficiently implement FCS-MPC, and to achieve long prediction horizons [10, 18]. The performances of CCS and FCS-MPC have been recently compared [19, 20]. FCS-MPC usually provides a faster response time than CCS-MPC. However, CCS-MPC decouples the switching frequency from the controller sampling time, and it operates the converter at a fixed frequency. For these reasons CCS-MPC is more often preferred in industrial applications.

The aim of this paper is to investigate CCS-MPC for pre-compensated DC–DC converters. Following the idea of the reference governor (RG), this paper presents the design of an MPC loop that regulates a DC–DC converter while manipulating the reference of the actual primal controller [21–25]. Several engineering fields have already experimented the use of RG, such as automotive and robotics [26, 27]. However, the focus of the current research on power electronics’ control algorithms, is almost completely based on replacing the standard controller. Only few recent attempts can be found where the modification of the reference is used to improve the transient response of standard controllers [28, 29]. Power conversion seems to be a field where the control of pre-compensated systems could find an important role. Indeed, very often there is no possibility to change the native controller, which is hard coded or even hardware-based [30]. The designer could also have the necessity to retain the primal controller due to stability and robustness certification [31]. Furthermore a double loop, multi-rate, control structure would permit to exploit the benefits of MPC with a slower sampling frequency, improving the feasibility of CCS-MPC in such fast sampling and computationally cheap systems. A preliminary study of the topic has been recently proposed by the authors in [32]. The controller designed here aims to regulate the reference of a voltage mode control (VMC) algorithm, that steers the output voltage of a synchronous buck DC–DC converter. Synchronous rectification is particularly attractive for efficiency optimisation with respect to the standard asynchronous rectification, and VMC is the simplest control technique for PWM converters, regulating the duty cycle of the gating PWM signal to track a desired output voltage [33, 34]. VMC is implemented with a linear PI regulator. In the proposed work, the implemented MPC controller regulates the voltage reference solving an unconstrained optimal control problem at each sampling time. Unconstrained formulation is very cheap in terms of memory and computational load, and does not require neither an embedded solver or an explicit solution or a powerful board. The
results show that, in the considered application, adding constraints is not necessary. However, a constrained formulation is a possible extension of the work, in particular considering current limits. Compared to the method in [28], the algorithm does not need any current sensor, leaving unaltered the hardware and software setup of the standard VMC. Furthermore, the use of MPC framework allows to exploit its intuitive tuning process, and opens the door to future input/output constrained implementations. Experimental tests on commercially available hardware from Texas Instruments are easily found in the literature, e.g. in [34].

Nonetheless VMC and CMC are still subject of research for performance improvements [2, 36]. However, standard linear control is the first choice for consumer electronics, and improvements in this field are not the aim of this work. We refer to as MPC-VMC, is able to deeply improve the control response without demanding high currents and without changing the original controller. The feasibility of the approach is also demonstrated by implementing the algorithm on a low-power board, which is commonly used in power electronics and electrical motor control.

The paper is organised as follows. Section 2 introduces the converter model and summarises briefly the VMC scheme. Section 3 details the MPC scheme and its implementation. Section 4 collects the simulation and experimental results, with a synchronous buck converter. Finally Section 5 concludes the paper.

2 DC–DC buck converter

In this section the mathematical model of the synchronous buck converter is obtained and the standard VMC is presented. The electrical schematic of the converter is shown in Fig. 1, where the main parasitic components that affects the mathematical model are represented. These are well known concepts and only the basics are provided for the ease of the reader. Detailed information can be easily found in the literature, e.g. in [34].

2.1 Mathematical model

DC–DC converters are switching systems due to the discrete input that assumes values in the set \{0, 1\}. This input corresponds to the on/off state of the switch. Although discrete actuation is a possible alternative, PWM converters are usually preferred in industrial applications. The main reason is the fixed switching frequency provided by the modulator which reduces the stress of the components. In addition, this permits to decouple switching and control frequencies, guaranteeing at the same time good ripple reduction and satisfactory sampling time. The model of PWM converters are averaged continuous model over a switching period [34]. For the DC–DC buck converter considered in this paper, the averaged model is:

\[
x(t) = Ax(t) + Bu(t) \\
y(t) = Cx(t)
\]

with \( x \in \mathbb{R}^{n_x}, u \in \mathbb{R}^{n_u}, y \in \mathbb{R}^{n_y} \), and

\[
A = \begin{bmatrix}
-\frac{R_l + R_{on}}{L} & -\frac{1}{L} \\
-\frac{1}{C} & -\frac{1}{CR}
\end{bmatrix}, \quad B = \frac{V_i}{L}, \quad C = [0 \ 1].
\]

The states \( x(t) = [(i(t))^T \ v(t)]^T \) are the inductor current and the output voltage, respectively, whereas the input \( u(t) = d(t) \) is the duty cycle of the PWM and gets values in the range \( \{0, 1\} \). \( L \) and \( C \) are the inductor and capacitor values, \( R_l \) and \( R_{on} \) the parasitic components of the inductor and switch, \( V_i \) is the input voltage, and \( R \) is the supplied load.

Synchronous converters are usually controlled with a single input, with a master-slave technique that drives the two switches [34]. In buck converters the primary switch is high-side, and directly driven by the PWM signal. The second transistor is low-side, and actuated by a complementary signal.

2.2 Voltage mode control

Voltage-based control must guarantee the regulation of the output voltage at the desired value. The most widely used controllers are VMC and current mode control (CMC), and nowadays they are considered a technology [34, 35]. The first has a single loop with voltage feedback, the second presents a cascaded structure with inner current and outer voltage control loops. CMC exploits the faster dynamics of the current to provide a responsive control and over current protection, however it needs a current sensor which brings extra cost, space and susceptibility to noise [35]. For these reasons, VMC is preferred in some applications for its simplicity. Nonetheless VMC and CMC are still subject of research for performance improvements [2, 36]. However, standard linear control is the first choice for consumer electronics, and improvements in this field are not the aim of this work. We implemented the standard VMC, with a linear proportional integral (PI) regulator [34]. The block scheme of the controller is depicted in Fig. 2a. The parameters of the controller are tuned with small-signal modeling, see e.g. [37]. Bandwidth and stability margins are usually considered to obtain a satisfactory controller. As a rule of thumb, a controller that exhibits a gain margin of about 10 dB and a phase margin greater than 45° is desirable [34, 37]. The linear controller derived in this paper has been obtained following this general rule of thumb.

3 Controller design

Standard MPC solves a finite-horizon, optimal control problem based on a linear prediction model of the process [8, 15]. The interest in this technique is growing in power supplies. The ease in handling multivariable systems, imposing input/output constraints and the intuitive design process are some of the key factors that contributed to this interest [1, 18]. Indeed, the wide literature on the topic assessed MPC as one of the leading technology for the
future of power electronics control [6]. However, two motivations can prevent the direct use of the MPC as a primal controller:

- a primal controller is already embedded into the physical system, either software or hardware, and cannot be modified;
- the dynamics of the system are too fast and a primal MPC is not feasible, thus a double, multi-rate, loop is preferred.

This paper addresses those problem, and presents the design of an MPC regulator for a pre-compensated power converter, following the idea of RG [21, 23]. The aim is to enhance the performance of the primal controller, without substituting it. It is assumed that a primal controller, namely the VMC discussed in Section 2.2 is already available and able to control the system properly.

3.1 Closed-loop model

To design the MPC controller, the mathematical model of the pre-compensated closed-loop system must be known, and it is derived in the following. The purpose of this section is to remain as general as possible, thus the controller derivation is carried out for a PID regulator, even if PI controllers usually guarantee satisfactory performance for DC–DC converters.

The discrete-time linear time invariant (LTI) model of the system is directly obtained from (1) and (2), such as

\[ x(k + 1) = A_dx(k) + B_du(k) \] (3a)
\[ y(k) = C_dx(k) \] (3b)

where \( k \in \mathbb{N} \) is the discrete-time index, \( A_d = e^{AT} \) , \( B_d = \int_0^T e^{A_d\tau} d\tau B \), and \( C_d = C \) are the discrete-time state-space matrices. The primal controller function is assumed to be equal to

\[ u(k) = \left( K_p + K_i T_s \frac{\delta}{\delta T_s(z/(z - 1))} \right) e(k) \] (4)

where \( K_p \), \( K_i \) and \( K_d \) are the proportional, integral and derivative gains, \( T_s \) is the sampling frequency, \( \delta = 1/t_f \) is the derivative filtering term and \( e(k) \) is the tracking error. The discrete-time state-space model of (4) is:

\[ \dot{x}_p(k + 1) = \begin{bmatrix} 1 & 0 \\ 0 & a \end{bmatrix} x_p(k) + \frac{\tilde{K}_i}{f} \delta T_s e(k) \] (5a)
\[ y_p(k) = \begin{bmatrix} 1 & 0 \end{bmatrix} x_p(k) + \frac{K_p + \tilde{K}_i}{f} y_p(k) \] (5b)

where the subscript \( p \) stands for primal controller and

\[ \tilde{K}_i = K_i T_s \] (6a)
\[ \tilde{K}_d = \frac{K_d}{T_s + T_f} \] (6b)
\[ a = \frac{t_f}{T_f + T_s} \] (6c)

One can trivially verify that \( y_p(k) \equiv u(k) \) and \( e(k) \equiv y_p(k) - y(k) \) where \( y(k) \in \mathbb{R}^n \) is the reference signal for the controlled system, that is the output voltage reference. Let \( x_c(k) \) be the output of the extended system, and consider the extended state vector \( x_c(k) \in \mathbb{R}^{n_1} \) defined as

\[ x_c(k) = \begin{bmatrix} x_c(k) \\ x(k) \end{bmatrix} \] (7)

The extended open-loop system is therefore equal to

\[ x_c(k + 1) = \begin{bmatrix} A_c & 0 \\ B_c & B_d \end{bmatrix} x_c(k) + \begin{bmatrix} 0 \\ B_d \end{bmatrix} u_c(k) \] (8a)
\[ y_c(k) = \begin{bmatrix} D_c x_c(k) + D_d y_c(k) \end{bmatrix} \] (8b)

with the tracking error \( e(k) \equiv y_p(k) \) as its only input. The closed-loop model derived from (8) is

\[ x_c(k + 1) = A_c x_c(k) + B_c r(k) \] (9a)
\[ y_c(k) = C_f x_c(k) + D_f r(k) \] (9b)

where, by setting \( d = \frac{D_f}{D_c + 1} \), the following equations hold

\[ A_f = A_c - B_c C_d \] (10a)
\[ B_f = B_c - B_d d \] (10b)
\[ C_f = C_d \] (10c)
\[ D_f = D_d \] (10d)

Model (9), with matrices defined as in (10), represents the closed-loop system of an LTI system controlled by a linear PID regulator. However, it is a common practice to use simple PI controllers for DC–DC converters as they are proven to give satisfactory performance for such systems [34]. This holds true also for the experimental results presented in this work, that is \( K_d = 0 \) in (4). With a standard controller the provided set-point and the reference to the primal controller are the same, namely \( r = r \). With MPC-VMC, the set-point is \( r \) and the dynamical reference to the primal controller is \( r(k) \), see Figs. 2a and 2b.

3.2 Model predictive control

At each sampling time linear MPC solves a finite-horizon, optimal control problem based on a prediction model of the controlled process and an estimation of its current state, provided by a Kalman filter. For the state of the art in MPC, the reader is referred to [8]. In embedded MPC, the time required to solve the optimization problem is not negligible with respect to the sampling interval. Therefore, for a correct synchronization, the input computed by MPC is applied to the system with one-step delay. Consequently MPC regulates the following system:

\[ x_c(k + 1) = A_f x_c(k) + B_f r(k - 1) \] (11a)
\[ y_c(k) = C_f x_c(k) + D_f r(k - 1) \] (11b)

with \( r(k - 1) = r(k) \), and \( A_f \), \( B_f \), \( C_f \), \( D_f \) the state-space matrices of the discrete-time system (9) down sampled at \( T_s = \eta T_s \), with \( \eta \geq 1 \). This formulation allows the MPC controller to eventually run at slower frequency with respect to the primal controller, for computational load reasons. In this paper a quadratic cost is minimized subject to the linear equality constraints representing the model dynamics, such that:

\[ \min_{\Delta \hat{r}} \sum_{i=0}^{N_s} \left\| Q \left( y_{c,k+i} - r(k) \right) \right\|^2 + \sum_{j=0}^{N_s-1} \left\| R \Delta \hat{r}_{c,k+j} \right\|^2 \] (12a)

s.t. \( x_{c,k+i} = x_{c,k+i-1} \), (12b)
\[ x_{c,k+i} = A_f x_{c,k+i-1} + B_f \hat{r}_{c,k+i} \] (12c)

2516

IET Control Theory Appl., 2017, Vol. 11 Iss. 15, pp. 2514-2520

© The Institution of Engineering and Technology 2017
Fig. 3 Block scheme of the MPC

Table 1 Hardware and software specifications for simulation and experimental tests

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC–DC buck converter</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>input voltage range</td>
<td></td>
<td>4.75–14</td>
<td>V</td>
</tr>
<tr>
<td>output voltage range</td>
<td></td>
<td>0.7–3.6</td>
<td>V</td>
</tr>
<tr>
<td>switching frequency</td>
<td></td>
<td>400</td>
<td>kHz</td>
</tr>
<tr>
<td>inductance</td>
<td>L</td>
<td>0.9</td>
<td>µH</td>
</tr>
<tr>
<td>inductance parasitic resistance</td>
<td>R_i</td>
<td>2.2</td>
<td>mΩ</td>
</tr>
<tr>
<td>capacity</td>
<td>C</td>
<td>470</td>
<td>µF</td>
</tr>
<tr>
<td>load resistance</td>
<td>R</td>
<td>1</td>
<td>Ω</td>
</tr>
<tr>
<td>Controllers’ Parameters</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>primal control frequency</td>
<td>T_p</td>
<td>400</td>
<td>kHz</td>
</tr>
<tr>
<td>proportional gain</td>
<td>K_p</td>
<td>0.0195</td>
<td></td>
</tr>
<tr>
<td>integral gain</td>
<td>K_i</td>
<td>350</td>
<td></td>
</tr>
<tr>
<td>prediction horizon</td>
<td>N_p</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>control horizon</td>
<td>N_u</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>measured output weight</td>
<td>Q</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>manipulated variable rate weight</td>
<td>R</td>
<td>0.1</td>
<td></td>
</tr>
</tbody>
</table>

\[ y_{i,k+1} = C_f x_{i,k+1} + D_f f_{i,k} \]  \tag{12d}
\[ \Delta f_{i,k+1} = 0 \]  \tag{12e}
\[ j = 0, 1, \ldots, N_p - 1 \]  \tag{12f}
\[ \Delta x_{i,k+1} = (A_f - LC_f) x_{i,k+1} + B_f \]  \tag{13}

where \( N_p \) is the prediction horizon, \( N_u \) is the control horizon, \( Q \) and \( R \) denote the weight matrices, \( x_{i,k+1} \) is the prediction of \( x \) at time \( k + i \) based on information available at time \( k \), \( \Delta x_{i,k+1} = \Delta f_{i,k+1} = \Delta f_{i,k+1} \) is the vector of input increments and \( \Delta x_{i,k+1} \) is the state estimation. To cope with the input delay, the open loop optimal control problem is initialised at each time step, with a predicted state estimation, computed by the following Kalman filter:

\[ \hat{x}_{i,k+1} = (A_f - LC_f) x_{i,k+1} + B_f \]  \tag{17}

where \( L \) is the Kalman gain. The Kalman filter guarantees also the mitigation of the noise. Fig. 3 shows the block scheme of the proposed MPC, where \( q^- \) represents the one-step delay operator.

Problem (12) can be cast into the parametric unconstrained QP problem

\[ \min_{z} \frac{1}{2} z^T H z + p^T(k) F^T z \]  \tag{14}

where \( z \in \mathbb{R}^n \) and \( p(k) \in \mathbb{R}^n \) are the vectors of optimization variables and time-varying affine parameters, respectively. Note that in this formulation the optimisation variables correspond to the inputs increments of the PWM duty-cycle that drives the transistors. The parameters’ vector for the control of the closed-loop buck converter is

\[ p(k) = [r(k) - \dot{x}_i(k) \ r(k)]^T. \]  \tag{15}

The solution \( z^- \) of the problem (14) is analytic and equal to

\[ z^- = H^{-1} F p(k). \]  \tag{16}

Being \( z^- \) the optimal sequence of input increments, only the first \( n_u \) components are considered and applied to the system. Thus, the solution of the unconstrained MPC problem reduces to a matrix vector product, where the first \( n_u \) rows of \( H^{-1} F \) are computed offline and stored. However, for such high-speed problems as power converters, even the unconstrained solution does not represent a negligible cost for low-power embedded boards. The advantage of the double, multi-rate, loop is the possibility to run MPC in a slower task respect to the primal controller. Considering both the solution of problem (14), and the computation of the estimated state (13), the complexity \( c \) of the control algorithm can be explicitly computed as

\[ c = (2n_p - 1)n_u + (2n_i + 2n_u + 2n_i - 1)n_u. \]  \tag{17}

4 Simulation and experimental results

The proposed control technique was tested both in a simulation environment, and experimentally. The PT08A010/WAD 10A synchronous buck converter has been used [38] in conjunction with a Delfino F28335 digital power control module, commonly used in power systems, running VMC and MPC-VMC algorithms. They are commercially available, by Texas Instruments®, and the buck converter main parameters are listed in Table 1. The control strategy consists in supplying a 1 Ω–4 W load with 1 and 2 V DC voltage. The input supply voltage is 9 V, and the switching frequency is set to 400 kHz. The simulation tests have been carried out on PSIM® software (by Powersim Inc), which allows for the simulation of both analog and digital components, and control algorithms. The electrical model of PT08A010/WAD, based on [38], is available in PSIM® demo library.

The controller tuning has been reported in Table 1. The primal controller, running at 400 kHz has been tuned with a standard methodology based on the transfer functions derived from the model (1), (2). The PI gains have been tuned in order to meet the stability margins as mentioned before, namely a gain margin of 10 dB and a phase margin of more than 45° [37]. The MPC applied to the pre-compensated runs with a sampling frequency of 100 kHz, in order to demonstrate that notable control improvements are obtained applied the proposed algorithm even when the reference is changed slower with respect to the primal control frequency.

Two different tests have been proposed. The first consists in a positive step in the reference voltage from 1 to 2 V. For both tests the MPC-VMC performance are compared with standard VMC. Obviously, for both VMC and MPC-VMC, the primal controller is the same, namely a PI regulator with the same design parameters. Figs. 4 and 5 show the comparison between VMC and MPC-VMC during the transients of a positive and a negative step in the output voltage reference, respectively. Both the inductor current and the output voltage are shown, as well as the dynamically modified reference for the MPC-VMC algorithm. The results demonstrate the improvements in control performance, when applying MPC-VMC, regarding the rise time \( \tau_r \) and the settling time \( \tau_s \). Indeed, during the positive step, MPC-VMC exhibits a reduction of 43.06 and 41.76% of the rise time and the settling time, respectively. Whereas, during the negative step the rise time and the settling time are reduced by 42.09 and 40.89%, respectively.

IET Control Theory Appl., 2017, Vol. 11 Iss. 15, pp. 2514-2520
© The Institution of Engineering and Technology 2017

2517
In this paper we have considered the use of MPC to regulate a pre-compensated power converter. With this strategy it is possible to improve performance of the control without modifying the primal regulator. This aspect is helpful when it is not possible to change the primal controller, and only the reference signal can be steered.

The tuning of the two controllers is the same of the above experiment, namely a more aggressive primal controller, and a less aggressive one. The purpose of the test is to show that, for different tunings of the primal controller, the MPC-VMC is always able to improve the performance of the standard VMC. Table 3 shows this comparison for different tuning of the primal controller, changing the gain margin $G_m$.

Experimental results on the same DC–DC converter confirm the reliability and feasibility of the approach. Test acquisitions are collected with a Tektronix DPO3014 Digital Phosphor Oscilloscope. The primal controller and the MPC have been coded on the F28335 Delfino DSP by Texas Instruments. The DSP belongs to C2000 series, commonly used in electrical devices control. It runs a 150 MHz unit with 32-bits architecture and IEEE-754 single-precision floating-point unit. Two control interrupts regulate the execution of the primal controller and the MPC loop. The first is executed at 400 kHz, equal to the switching frequency, whereas the MPC loop runs at 100 kHz, following the same setup of simulation test. Figs. 6 and 7 present the results for the increasing and decreasing step in the output voltage reference, respectively. The results obtained in the simulation environment have been confirmed by this experimental test. The quantitative comparison of the results is detailed in Table 4. During the positive step signal MPC-VMC guarantees a reduction of 58.86 and 54.95% of the rise time and the settling time, respectively. During the negative step, the rise time and the settling time are reduced by 54.82 and 54.95% respectively. Figs. 6 and 7 show also the inductor current which has a faster dynamics in MPC based control, but still keeping the transient peak restrained as expected.

## 5 Conclusions

In this paper we have considered the use of MPC to regulate a pre-compensated power converter. With this strategy it is possible to improve performance of the control without modifying the primal regulator. This aspect is helpful when it is not possible to change the primal controller, and only the reference signal can be steered. As an advantage, the outer MPC loop can run at a slower frequency with respect to the primal controller, to meet the computational constraints of the, possible low-power, board. We applied this technique to a synchronous buck DC–DC converter, controlled with the standard VMC. The simulation and experimental results show that MPC applied to the pre-compensated system is able to improve significantly the performance of the standard VMC. The effectiveness of the approach with different primal controller tunings, namely a more aggressive primal controller, and a less aggressive one. The purpose of the test is to show that, for different tunings of the primal controller, the MPC-VMC is always able to improve the performance of the standard VMC. Table 3 shows this comparison for different tuning of the primal controller, changing the gain margin $G_m$.

To verify the sensitivity to parameters uncertainties, the two algorithms have been tested under load variations. The tuning of the two controllers is the same of the above experiment, namely a more aggressive primal controller, and a less aggressive one. The purpose of the test is to show that, for different tunings of the primal controller, the MPC-VMC is always able to improve the performance of the standard VMC. Table 3 shows this comparison for different tuning of the primal controller, changing the gain margin $G_m$.

The authors tested also the effectiveness of the approach with different primal controller tunings, namely a more aggressive primal controller, and a less aggressive one. The purpose of the test is to show that, for different tunings of the primal controller, the MPC-VMC is always able to improve the performance of the standard VMC. Table 3 shows this comparison for different tuning of the primal controller, changing the gain margin $G_m$.
positive results are confirmed also with unknown load variations, and with different tunings of the primal controller. Memory allocation and computational power are marginally affected. As a future research, a constrained formulation will be investigated, with the challenge of retaining a feasible implementation in low power applications.

6 References


[34] Erickson, R., Maksimovic, D.: ‘Fundamentals of power electronics’ (Kluwer, Norwell, MA, 2001)


